Cadence Accelerates Hyperscale SoC Design with Industry’s First Verification IP and System VIP for CXL 3.0

Rhea-AI Summary

Cadence Design Systems announces the launch of the first Verification IP (VIP) and System-Level VIP for the CXL 3.0 standard, enhancing testing and compliance in data center applications. The solution integrates with PCIe 6.0, using Cadence TripleCheck technology for effective verification. Additionally, the System VIP includes a Traffic Library for CXL and tools for performance analysis, addressing the latest CXL requirements. This release supports Cadence's broader verification flow and Intelligent System Design strategy, aiding early adopters in achieving efficient verification closure.

Positive

• First-to-market verification tools for CXL 3.0 enhance competitive edge.
• Integration with PCIe 6.0 offers a comprehensive solution for data center applications.
• Cadence TripleCheck technology improves verification efficiency and reliability.
• Broad verification flow supports various tools for efficient SoC design.

Negative

• None.

Next-generation CXL VIP and System VIP tools provide faster path to testing and compliance with the latest standard

SAN JOSE, Calif.--(BUSINESS WIRE)-- Cadence Design Systems, Inc. (Nasdaq: CDNS) today announced the availability of the industry’s first Verification IP (VIP) and System-Level VIP (System VIP) for the Compute Express Link (CXL) 3.0 standard to accelerate the adoption of the new technology. The Cadence VIP for CXL 3.0 is integrated with the Cadence VIP for PCI Express^® (PCIe^®) 6.0, providing a complete solution from IP to the system-on-chip (SoC) level that helps users create designs for high-performance data center applications.

The Cadence VIP for CXL provides high-performance model implementation that allows designers to quickly and thoroughly complete functional verification with less effort and greater assurance that the design will operate as expected. The VIP for CXL features Cadence TripleCheck^™ technology, which provides a specification-compliant verification plan linked to comprehensive coverage models and a robust test suite to ensure compliance with the specification.

The Cadence System VIP solution has also been expanded to address the latest CXL specification. The solution includes the System Traffic Library for CXL that provides ready-to-use SoC-level tests that work seamlessly in both simulation and emulation, the System Performance Analyzer for automatic performance analysis from CXL to DDR, and the System Scoreboard that provides automatic coherency and data integrity checking.

“CXL is a disruptive technology that is quickly evolving, and early adopters need the ability to verify and ensure compliance with the specification to achieve the fastest path to IP verification closure,” said Jim Pappas, Director of Technology Initiatives, Intel Corporation. “We are delighted to see Cadence enabling advanced verification solutions for the newest standards, including the latest CXL 3.0 protocol.”

“CXL has become fundamental for hyperscale, data center, and cloud applications, and with the release of the CXL 3.0 specification, there is a need for tools that meet the latest requirements to ensure that early adopters can successfully build and verify their SoCs,” said Paul Cunningham, senior vice president and general manager of the System & Verification Group at Cadence. “The Cadence CXL VIP and System VIP are broad, highly differentiated, and industry-proven solutions. By supporting the industry’s newest specifications and providing first-to-market verification solutions for both IP and the SoC level, Cadence allows customers to quickly implement new standards, such as CXL 3.0.”

The new VIP solutions are part of the broader Cadence verification full flow, which includes Palladium^® Z2 emulation, Protium^™ X2 prototyping, Xcelium^™ simulation, the Jasper^™ Formal Verification Platform, the Helium^™ Virtual and Hybrid Studio and the vManager^™ Verification Management Platform. The Cadence verification full flow delivers the highest verification throughput of bugs per dollar invested per day. The VIP solutions and verification full flow support the company’s Intelligent System Design^™ strategy, enabling SoC design excellence. For more information, please visit www.cadence.com/go/CXLVIP.

About Cadence

Cadence is a pivotal leader in electronic systems design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to complete systems for the most dynamic market applications, including hyperscale computing, 5G communications, automotive, mobile, aerospace, consumer, industrial and healthcare. For eight years in a row, Fortune magazine has named Cadence one of the 100 Best Companies to Work For. Learn more at cadence.com.

© 2022 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo and the other Cadence marks found at www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design Systems, Inc. PCIe and PCI Express are registered trademarks or trademarks of PCI-SIG. All other trademarks are the property of their respective owners.

Category: Featured

View source version on businesswire.com: https://www.businesswire.com/news/home/20220804005314/en/

Cadence Newsroom

408-944-7039

newsroom@cadence.com

Source: Cadence Design Systems, Inc.

FAQ

What is Cadence Design Systems' new CXL 3.0 offering?

Cadence has launched the first Verification IP and System-Level VIP for the CXL 3.0 standard, aimed at accelerating compliance and testing in data center applications.

How does CXL 3.0 VIP improve verification processes?

The CXL 3.0 VIP utilizes Cadence TripleCheck technology, providing a detailed verification plan and test suite to ensure compliance with specifications.

What integration does Cadence's CXL 3.0 VIP have?

It integrates with the Cadence VIP for PCIe 6.0, delivering a complete solution from IP to system-on-chip level.

What tools are included in Cadence's System VIP for CXL?

The System VIP includes a Traffic Library for CXL, System Performance Analyzer, and System Scoreboard for comprehensive testing and validation.

Why is CXL technology significant for data centers?

CXL is crucial for hyperscale, data center, and cloud applications, facilitating faster and more efficient data processing.