Cadence Successfully Tapes Out Tensilica SoC on GLOBALFOUNDRIES 22FDX Platform Using Adaptive Body Bias Feature
Cadence Design Systems (Nasdaq: CDNS) has successfully collaborated with GLOBALFOUNDRIES (GF) to tape out a Cadence Tensilica test chip on the GF 22FDX platform. This design utilized Cadence's digital full flow and Adaptive Body Bias (ABB) IP, achieving ultra-low power and voltage results. The Tensilica HiFi 5 and Fusion F1 DSPs are tailored for high-growth markets like IoT and voice processing. The full flow enhances signoff convergence, power, performance, and area metrics, catering to designers in portable device markets. Key benefits include reduced project times and energy efficiency.
- Successful tape out of the Cadence Tensilica test chip on GF's 22FDX platform.
- Demonstrated ultra-low power and ultra-low voltage results.
- Enhanced digital full flow improves signoff convergence and design efficiency.
- Tensilica DSPs are tailored for high-growth markets including IoT and voice processing.
- None.
Cadence Design Systems, Inc. (Nasdaq: CDNS) today announced that it has collaborated with GLOBALFOUNDRIES® (GF®) to successfully tape out a Cadence® Tensilica® test chip on GF’s 22FDX™ platform. This design used the Cadence digital full flow with Adaptive Body Bias (ABB) foundation IP along with the popular Cadence Tensilica HiFi 5 and Fusion F1 DSPs, which are ideal for high-growth markets including IoT, voice processing and always-on sensor fusion. The test chip produced the desired results, demonstrating ultra-low power and ultra-low voltage.
The Tensilica HiFi 5 and Fusion F1 DSPs and the digital full flow support Cadence’s broader Intelligent System Design™ Strategy, enabling SoC design excellence. For more information on Cadence Tensilica IP, please visit www.cadence.com/go/tensilicagfpr. For more information on Cadence advanced-node digital solutions, please visit www.cadence.com/go/digitalgfpr.
GF’s 22FDX platform is a proven solution for a range of applications, including single-chip radio frequency (RF) and mixed-signal SoCs, which is a logical fit for Tensilica IP. The Tensilica HiFi 5 DSP is the performance leader for artificial intelligence (AI) speech and audio processing, making it ideal for digital assistants, infotainment and other voice-controlled products. The Tensilica Fusion F1 DSP efficiently runs the narrowband communications standards typically associated with IoT communications, such as Bluetooth Low Energy, Thread and Zigbee, Wi-Fi and global navigation satellite systems (GNSS).
The digital full flow incorporates unified implementation and timing- and IR-signoff engines, offering enhanced signoff convergence, reduced design margins and iterations, optimal power, performance and area (PPA) and improved throughput. The Cadence full flow with integrated signoff achieves convergence by concurrently closing the design for all physical, timing and reliability targets. For designers who want to combine digital, RF, mixed-signal and custom designs on the same 22FDX chip, GF offers a Cadence-based mixed-signal OpenAccess process design kit (PDK) to improve productivity. See separate press release at www.cadence.com/go/gfmsoarelease.
The Cadence digital flow used for the tapeout on GF’s 22FDX platform included the Genus™ Synthesis Solution, Innovus™ Implementation System and Modus DFT Software Solution for implementation as well as the Tempus™ Timing Signoff Solution, Tempus ECO Option, Quantus™ Extraction Solution and Voltus™ IC Power Integrity Solution for full timing and power signoff.
“Cadence’s ongoing collaboration with GF to provide premier solutions to our joint customers has resulted in this compelling full-flow tapeout proof point with extremely attractive Tensilica DSP power, performance and area metrics,” said Sanjive Agarwala, Corporate VP, R&D, IP Group at Cadence. “Customers building products in the high-growth audio, voice, sensor fusion and communications markets can benefit by achieving highly efficient energy results, very low voltages and reduced project times with our digital flow and Tensilica HiFi 5 and Fusion F1 DSPs on GF’s 22FDX platform.”
With its high performance, power consumption, and broad feature integration capability, GF’s differentiated 22FDX platform is the solution of choice for designers and innovators working in IoT, wearables, Edge AI and other exciting applications.
“This tapeout validates the performance of the Cadence digital flow and Tensilica DSPs in conjunction with ABB enablement, which is a key differentiator for customers using our 22FDX platform,” said Mark Ireland, vice president of Ecosystem and Design Solutions at GF. “The Tensilica DSPs’ compelling PPA results with drain power voltage down to 0.5V are increasingly important to our customers designing portable devices that demand the extreme energy efficiency offered by our 22FDX solutions.”
About Cadence
Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications, including consumer, hyperscale computing, 5G communications, automotive, mobile, aerospace, industrial and healthcare. For six years in a row, Fortune magazine has named Cadence one of the 100 Best Companies to Work For. Learn more at cadence.com.
© 2021 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo and the other Cadence marks found at www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners.
View source version on businesswire.com: https://www.businesswire.com/news/home/20210324005023/en/
FAQ
What is the recent collaboration between Cadence and GLOBALFOUNDRIES?
What are the benefits of the Cadence Tensilica DSPs?
How does the digital full flow improve chip design?
What markets can benefit from Cadence's latest technology?
What metrics were achieved with the Cadence test chip?
