Lattice Extends its Control FPGA Leadership with Introduction of MachXO5-NX Family
Lattice Semiconductor (NASDAQ: LSCC) has launched the MachXO5-NX family of FPGAs, enhancing its leadership in control FPGA technology. Built on the Lattice Nexus platform, these devices offer increased logic and memory resources, robust 3.3 V I/O support, and advanced security features. The MachXO5-NX FPGAs are designed for secure system monitoring in markets such as automotive and industrial, boasting class-leading power efficiency and reliability. The devices are currently sampling and supported by the Lattice Radiant 3.1.1 design software.
- Launch of MachXO5-NX FPGAs enhances product line and market position.
- Increased logic cell capacity (25k) and embedded memory (1.9 Mb) improve design efficiency.
- Class-leading power efficiency with up to 70% lower power consumption compared to competitors.
- Robust security features including on-chip multi-boot with encryption (AES256).
- Support for multiple application areas: automotive, industrial, and communications.
- None.
“Fast-growing demands for secure system monitoring and reliability require additional control system capabilities. Our customers are looking for innovative solutions to meet these demands while increasing design efficiency and simplifying system integration,” said
Lattice MachXO5-NX FPGAs deliver:
-
Increased logic and memory resources
- MachXO5-NX FPGAs combine a 25k logic cell capacity FPGA fabric with 1.9 Mb of embedded memory reducing the design footprint by minimizing the need for external memory. The devices also offer up to 9.2 Mb of dedicated user flash memory to store mission-critical data and parameters.
- Integrated flash memory enables a single chip solution with instant-on operation and reliable in-field updates supporting multiple configuration images.
- MachXO5-NX FPGAs offer greater compute and control capabilities with added DSP and ADC blocks.
-
Robust programmable I/O
- MachXO5-NX FPGAs address challenges of modern CPUs and SoCs lacking robust 3.3 V I/O signaling support required to communicate with many other devices in system. The devices feature up to 300 general purpose I/O (80 percent supporting 3.3 V signaling) that support early I/O configuration and provides added features such as 1.25 Gbps SGMII, default pull-down, hot socketing, and programmable slew rate for simplified board design.
-
Class-leading Security
- On-chip multi-boot with bitstream encryption (AES256) and authentication (ECC256).
- Run-time security capabilities not currently available in competitive FPGAs of a similar class.
-
Leadership power efficiency and reliability
- Built on Lattice Nexus platform, the devices deliver up to 70 percent lower power than competing FPGAs of a similar class offering simplified thermal management and reduced total system operating cost.
- Leveraging FD-SOI manufacturing process, the devices provide up to 100 times lower soft error rate with improved system reliability than competing FPGAs of a similar class.
MachXO5-NX FPGAs are sampling today and are supported by latest release of Lattice Radiant® 3.1.1 design software.
For more information about the technologies mentioned above, please visit:
About
For more information about Lattice, please visit www.latticesemi.com. You can also follow us via LinkedIn, Twitter, Facebook, YouTube, WeChat, Weibo, or Youku.
View source version on businesswire.com: https://www.businesswire.com/news/home/20220531005026/en/
MEDIA CONTACT:
503-268-8786
Sophia.Hong@latticesemi.com
INVESTOR CONTACT:
408-826-6000
Rick.Muscha@latticesemi.com
Source:
FAQ
What is the significance of Lattice Semiconductor's MachXO5-NX FPGAs?
How do MachXO5-NX FPGAs improve system performance?
What markets are targeted by the MachXO5-NX FPGAs?
When are the MachXO5-NX FPGAs available for sampling?