Cadence Collaborates With Samsung Foundry to Accelerate Hyperscale Computing SoC Design for Process Nodes Down to 4nm
Cadence Design Systems (Nasdaq: CDNS) announced the optimization of its Cadence digital 20.1 full flow for Samsung Foundry's advanced-process technologies down to 4nm. This collaboration is aimed at enhancing power, performance, and area (PPA) for hyperscale computing applications. The new flow features advanced technologies, including iSpatial for seamless synthesis, machine learning capabilities, and enhanced design processes, thereby improving designer productivity and silicon performance. Cadence's RTL-to-GDS flow supports efficient SoC design, aligning with the growing demand for HPC capacity.
- Optimized Cadence digital 20.1 flow for Samsung Foundry's 4nm technology enhances power, performance, and area (PPA).
- Integration of iSpatial technology simplifies transitions in design processes, boosting productivity.
- Machine learning capabilities allow for better optimization of existing designs, reducing design margins.
- Improved clock mesh architecture enhances macro and standard cell placement, resulting in better wirelength and power efficiency.
- None.
Cadence Design Systems, Inc. (Nasdaq: CDNS) today announced that it has optimized the Cadence® digital 20.1 full flow for Samsung Foundry’s advanced-process technologies down to 4nm. Through the collaboration, designers can use the Cadence tools to achieve optimal power, performance, and area (PPA) and deliver accurate, first-pass silicon for hyperscale computing applications.
The Cadence digital 20.1 flow provides capabilities that are well-suited for Samsung Foundry’s advanced-process technologies. For example, the iSpatial technology allows a seamless transition from the Genus™ Synthesis Solution to the Innovus™ Implementation System using a common user interface and database. Machine learning (ML) capabilities enable users to leverage their existing designs to train the GigaOpt™ optimization technology to minimize design margins versus traditional place-and-route flows.
Combined with a high-performance clock mesh architecture, the digital GigaPlace XL technology offers concurrent macro and standard cell placement that enables automated floorplanning, delivering better designer productivity and significantly improved wirelength and power. Unified implementation, timing and IR signoff engines enhance signoff convergence and reduce design margins and iterations. To speed the design process in Samsung Foundry’s advanced-process technologies, example flows are now provided for common high-performance computing (HPC) tasks such as concurrent macro and standard cell placement, clock mesh, balanced H Tree clock distribution, power delivery network and IR optimization.
The complete Cadence RTL-to-GDS flow optimized for Samsung Foundry process technologies includes the Genus Synthesis Solution, Cadence Modus DFT Software Solution, Innovus Implementation System, Quantus™ Extraction Solution, Tempus™ Timing Signoff Solution, Tempus ECO Option, Tempus Power Integrity Solution, Voltus™ IC Power Integrity Solution, Conformal® Equivalence Checker, Conformal Low Power, Litho Physical Analyzer and CMP Predictor.
“With the ongoing innovation in hyperscale computing and autonomous driving, there is ever-increasing demand for HPC capacity,” said Sangyun Kim, vice president of the Foundry Design Technology Team, at Samsung Electronics. “By combining the latest Samsung Foundry advanced-process nodes with the Cadence 20.1 digital full flow, our customers can achieve their design goals quickly and efficiently.”
“The newly optimized Cadence digital flow makes it much simpler for customers to achieve PPA targets using Samsung Foundry’s advanced-process technologies,” said Michael Jackson, corporate vice president, R&D in the Digital & Signoff Group at Cadence. “By expanding upon our longstanding collaboration with Samsung Foundry, designers can rapidly adopt Samsung Foundry’s validated HPC methodologies to deliver exceptional silicon performance on time.”
The Cadence 20.1 digital full flow supports the company’s Intelligent System Design™ strategy, enabling customers to achieve SoC design excellence. For more information on the digital design solutions for advanced nodes, please visit www.cadence.com/go/advnodes.
About Cadence
Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications, including consumer, hyperscale computing, 5G communications, automotive, mobile, aerospace, industrial and healthcare. For six years in a row, Fortune magazine has named Cadence one of the 100 Best Companies to Work For. Learn more at cadence.com.
© 2021 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo and the other Cadence marks found at www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners.
View source version on businesswire.com: https://www.businesswire.com/news/home/20210408005295/en/
FAQ
What is Cadence's recent announcement regarding Samsung Foundry?
How does the new Cadence digital flow impact hyperscale computing?
What technologies are included in Cadence's 20.1 digital full flow?
What does the collaboration between Cadence and Samsung Foundry focus on?
