Cadence Accelerates RF Design with Delivery of New TSMC N16 mmWave Reference Flow
Cadence Design Systems has partnered with TSMC to enhance the N16 mmWave RF design capabilities, fostering advancements in mobile, 5G, and automotive technologies. This collaboration supports TSMC’s N16RF Design Reference Flow and process design kits, enabling efficient system-on-chip design. The full RF Design Reference Flow encompasses essential tools like passive device modeling and EM analysis, improving design robustness and productivity for mutual customers. Cadence aims to provide optimized solutions that align with evolving customer requirements.
- Collaboration with TSMC to improve N16 mmWave RF design capabilities for mobile, 5G, and automotive sectors.
- Enhanced RF Design Reference Flow supports efficient SoC design, increasing customer productivity.
- Integration of advanced tools like Cadence Virtuoso and EM analysis for better design robustness.
- None.
Cadence and TSMC collaborate on N16 mmWave RF design enablement to accelerate innovation in mobile, 5G and automotive applications
The Cadence RFIC solutions support the Cadence Intelligent System Design™ strategy, enabling system-on-chip (SoC) design excellence. To learn more about Cadence RFIC solutions, visit http://www.cadence.com/go/rficsolutions.
The complete RF Design Reference Flow includes passive device modeling, block-level optimization, sensitive layout routing nets EM parasitics signoff, EM-IR analysis with custom passives, and self-heating. The reference flow features several products optimized for TSMC’s N16RF mmWave process technology, including the Cadence Virtuoso® Schematic Editor, Virtuoso ADE Product Suite, and integrated Spectre® X Simulator and RF option. Additionally, the flow features high capacity electromagnetic (EM) model generation using the Cadence EMX® 3D Planar Solver for seamless back-annotation of S-parameter models into golden schematic and EM-IR analysis with self-heating with the Voltus™-Fi Custom Power Integrity Solution, allowing automatic management of EM and RCX models for RF-accurate results. The flow enables users to effectively manage corner simulations and achieve design robustness.
The EMX Planar 3D Solver and Quantus™ Parasitic Extraction are integrated into the Virtuoso platform, enabling layered extraction of coupling effects and guaranteeing full-design EM parasitic signoff. The Cadence RFIC full flow offers an efficient methodology that lets engineers achieve design goals—performance, power efficiency and reliability—in a single, tightly integrated design environment.
“Through our continued collaboration with Cadence, we’re enabling customers to improve productivity using Cadence-certified flows and our advanced N16 mmWave process technology,” said Dan Kochpatcharin, head of the
“By working closely with TSMC, our customers have access to the most sophisticated capabilities to create competitive designs with TSMC’s N16 mmWave process technology and our comprehensive RF and RFIC flows,” said
About Cadence
Cadence is a pivotal leader in electronic systems design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to complete systems for the most dynamic market applications, including hyperscale computing, 5G communications, automotive, mobile, aerospace, consumer, industrial and healthcare. For eight years in a row,
© 2022
Category: Featured
View source version on businesswire.com: https://www.businesswire.com/news/home/20221026005939/en/
Cadence Newsroom
408-944-7039
newsroom@cadence.com
Source:
FAQ
What does the Cadence and TSMC collaboration focus on regarding N16 mmWave RF design?
How does Cadence's RFIC solution support TSMC's N16RF Design Reference Flow?
What tools are included in Cadence’s RF Design Reference Flow for TSMC's N16RF mmWave process technology?