Synopsys and TSMC Accelerate 2.5D/3DIC Designs with Chip-on-Wafer-on-Substrate and Integrated Fan-Out Certified Design Flows
Synopsys (Nasdaq: SNPS) announces collaboration with TSMC to deliver certified design flows for advanced packaging solutions using the 3DIC Compiler. TSMC certifies CoWoS® and InFO design flows, enhancing productivity in complex multi-die systems. The solution integrates Ansys' RedHawk™ for chip-package analysis, improving design validation and performance. By automating processes, design schedules are significantly reduced, enabling faster product development. This initiative aims to meet growing demands for higher integration and efficiency in markets such as AI and 5G.
- TSMC certifies 3DIC Compiler for CoWoS® and InFO design flows, enhancing market competitiveness.
- 3DIC Compiler accelerates productivity for complex multi-die systems in high-performance computing and automotive sectors.
- Collaboration with Ansys improves chip-package analysis, leading to better design validation and optimization.
- None.
MOUNTAIN VIEW, Calif., Aug. 25, 2020 /PRNewswire/ --
Highlights:
- TSMC certifies CoWoS® and InFO design flows based on the Synopsys 3DIC Compiler unified platform
- 3DIC Compiler accelerates advanced packaging design productivity
- Integrated with Ansys' chip-package co-analysis solutions for trusted signoff and in-design analysis
Synopsys, Inc. (Nasdaq: SNPS) today announced that Synopsys and TSMC have collaborated to deliver certified design flows for advanced packaging solutions using the Synopsys 3DIC Compiler product for both silicon interposer based Chip-on-Wafer-on-Substrate (CoWoS®-S) and high-density wafer-level RDL-based Integrated Fan-Out (InFO-R) designs. 3DIC Compiler provides packaging design solutions required by today's complex multi-die systems for applications like high-performance computing (HPC), automotive and mobile.
"Applications such as AI and 5G networking increasingly require higher levels of integration, lower power consumption, smaller form factors, and faster time to production, and this is driving the demand for advanced-packaging technologies," said Suk Lee, senior director of the Design Infrastructure Management Division at TSMC. "TSMC's Innovative 3DIC technologies such as CoWoS® and InFO enable customer innovation with greater functionality and enhanced system performance at increasingly competitive costs. Our collaboration with Synopsys provides customers with a certified solution for designing with TSMC's CoWoS® and InFO packaging technologies to enable high productivity and faster time to functional silicon."
The Synopsys 3DIC Compiler solution provides a unified chip-package co-design and analysis environment for creating an optimal 2.5D/3D multi-die system in a package. The solution includes features such as TSMC design macro support and auto-routing of high-density interposer based interconnects using CoWoS® technology. For RDL-based InFO designs, schedules are reduced from months to a few weeks through automated DRC-aware, all-angle multilayer signal and power/ground routing, power/ground plane creation, and dummy metal insertion, along with the support for TSMC design macros.
For CoWoS-S and InFO-R designs, dies need to be analyzed in the context of the package and the overall system. Die-aware package and package-aware die power integrity, signal integrity, and thermal analysis are critical for design validation and signoff. Integration of Ansys' RedHawk™ family of chip-package co-analysis solutions in 3DIC Compiler meets this critical need, enabling seamless analysis and faster convergence to an optimal solution. Customers can achieve smaller designs and higher performance by eliminating overdesign.
"Synopsys and TSMC recognize the design challenges being faced by our customers looking to create next-generation products using multi-die solutions, and our collaboration provides our mutual customers with an optimized path to implementation," said Charles Matar, senior vice president of System Solutions and Ecosystem Enablement for the Design Group at Synopsys. "By providing natively implemented silicon interposer and fan-out layouts, physical verification, co-simulation and analysis capabilities in a single unified platform, we enable our customers to address today's complex architectures and packaging requirements, in addition, to increased productivity and faster turnaround time."
For more information, please visit Synopsys' 3DIC Compiler's webpage at www.synopsys.com/3DIC.
About Synopsys
Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software security and quality solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest security and quality, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.
Editorial Contact:
Simone Souza
Synopsys, Inc.
650-584-6454
simone@synopsys.com
View original content:http://www.prnewswire.com/news-releases/synopsys-and-tsmc-accelerate-2-5d3dic-designs-with-chip-on-wafer-on-substrate-and-integrated-fan-out-certified-design-flows-301117853.html
SOURCE Synopsys, Inc.
FAQ
What is the recent collaboration between Synopsys and TSMC?
How does Synopsys' 3DIC Compiler benefit advanced packaging design?
What technologies are certified by TSMC for use with Synopsys' 3DIC Compiler?
What industries will benefit from the Synopsys and TSMC collaboration?
What role does Ansys play in Synopsys' 3DIC Compiler?
