Credo Launches 112G PAM4 SerDes IP for TSMC N3 Process Technology
- Expansion of 112G PAM4 SerDes IP family to TSMC’s N3 and N7/N6 process technologies
- Focus on industry-leading performance and energy efficiency across a wide variety of reaches for demanding applications
- Expectation of the new 112G SerDes IP family to be a key building block for semiconductor companies as they migrate their designs to 800G and 1.6T port rates
- None.
Insights
The expansion of Credo's 112G PAM4 SerDes Intellectual Property (IP) to TSMC's N3 and N7/N6 processes signifies a strategic move in the semiconductor space. SerDes technology is critical for high-speed data transmission in various applications, including AI, machine learning and high-performance computing. The move to advanced process nodes like N3 and N7/N6 is indicative of Credo's pursuit of higher performance and energy efficiency in chip design.
From a market perspective, the ability to offer a broad portfolio of IP for different reaches (LR+, LR, MR, VSR) allows Credo to cater to diverse market needs, potentially leading to increased adoption of their technology across the semiconductor industry. This could have a ripple effect on the supply chain, influencing everything from raw material procurement to end-user product capabilities. Moreover, as companies strive for more energy-efficient and high-performance solutions, Credo's programmable power optimization could provide a competitive edge, possibly impacting the company's market share and revenue growth.
The introduction of Credo's new SerDes IP aligns with the industry's trajectory towards higher data rates, such as 800G and 1.6T port rates. The demand for such high-speed interfaces is driven by data-intensive applications that are becoming increasingly prevalent. Alan Weckel's statement underscores the importance of 112G SerDes as a critical enabler for AI/ML scalability, which is expected to drive Ethernet Switch revenue and port growth. This is a key insight for stakeholders, as it directly correlates with potential market demand and the strategic positioning of Credo's IP offerings.
Furthermore, the emphasis on energy efficiency and optimized power consumption resonates with the current industry focus on sustainability and cost reduction. The ability to design complex monolithic chips rapidly and cost-effectively is crucial for semiconductor companies looking to maintain a competitive edge. The technological advancements made by Credo could influence the strategies of other industry players, potentially leading to a shift in how chips are designed and manufactured on a broader scale.
For investors, Credo's technological advancements and expansion to TSMC's latest process technologies could indicate a positive outlook for the company's financial performance. The semiconductor industry is known for its high barriers to entry and rapid technological evolution and Credo's ability to stay ahead with its 112G PAM4 SerDes IP may lead to increased licensing opportunities and partnerships. This could translate into higher revenue streams and a stronger position in the competitive landscape.
It's also important to consider the capital expenditure associated with the development of advanced IPs and the potential return on investment. If Credo's IPs are widely adopted, the initial R&D costs could be offset by long-term licensing revenues. However, the semiconductor industry is cyclical and highly competitive, so the company's financial performance will also depend on market conditions and the success of its customers' products that incorporate these IPs.
Credo expands its unique programmable power versus channel reach performance SerDes technology to TSMC N3 and N7/N6 processes
Jeff Twombly, Vice President of Business Development for Credo Technology Group commented, “Credo is committed to delivering industry leading performance combined with outstanding energy efficiency across the newest optimal process technologies and for a wide variety of reaches. By selecting from our broad portfolio of 112G PAM4 IP, our customers can design complex, monolithic chips rapidly and cost effectively for demanding applications.” (Photo: Business Wire)
This comprehensive SerDes IP family supports a wide range of demands including long reach plus (LR+), long reach (LR), medium reach (MR) and very short reach plus (VSR), for applications including AI, machine learning, high performance compute, switching, security, and optical deployments.
Jeff Twombly, Vice President of Business Development commented, “Credo is committed to delivering industry leading performance combined with outstanding energy efficiency across the newest optimal process technologies and for a wide variety of reaches. By selecting from our broad portfolio of 112G PAM4 IP, our customers can design complex, monolithic chips rapidly and cost effectively for demanding applications.”
“We believe 112G SerDes is the critical technology to enable AI/ML at scale and will be the main driver for Ethernet Switch revenue and port growth over the next three years,” said Alan Weckel, Founder and Technology Analyst at 650 Group. “We anticipate that Credo’s purpose built, energy efficient, optimized low power programmable per reach 112G SerDes architecture will be a key building block for semiconductor companies as they migrate their designs to 800G and 1.6T.”
Credo’s advanced DSP based 112G PAM4 SerDes architectures were developed and proven on TSMC’s 12nm process technology. The 12nm technology was then integrated into Credo’s complete family of 112G per lane connectivity products for both copper and optical applications at 800G and 1.6T port rates. Credo then ported the 12nm, 112G SerDes to more advanced process technology nodes (N7/N6, N5/N4, and N3) – allowing customers to integrate the silicon proven technology into monolithic ASICs and chiplets.
Software programmable innovations allows customers to optimize power and performance on a lane-by-lane basis, unleashing new levels of system level performance. These new 112G PAM4 SerDes IP were designed to meet the growing data needs of high-speed, data-intensive applications.
Credo's SerDes technology enables silicon solution providers and OEMs to manufacture custom chip solutions which address new market opportunities, while delivering on critical performance and low-power system level requirements. All Credo IP solutions are supported with evaluation boards, simulation models, characterization reports, reliability reports, design libraries and a complete set of supporting documentation. Customers interested in this new IP should contact sales@credosemi.com.
About Credo
Our mission is to deliver high-speed solutions to break bandwidth barriers on every wired connection in the data infrastructure market. Credo is an innovator in providing secure, high-speed connectivity solutions that deliver improved power efficiency as data rates and corresponding bandwidth requirements increase exponentially throughout the data infrastructure market. Our innovations ease system bandwidth bottlenecks while simultaneously improving on power, security, and reliability. Our connectivity solutions are optimized for optical and electrical Ethernet applications, including the emerging 100G (or Gigabits per second), 200G, 400G, 800G and the emerging 1.6T (or Terabits per second) port markets. Credo products are based on our proprietary Serializer/Deserializer (SerDes) and Digital Signal Processor (DSP) technologies. Our product families include Integrated Circuits (ICs) for the optical and line card markets, Active Electrical Cables (AECs) and SerDes Chiplets. Our intellectual property (IP) solutions consist primarily of SerDes IP licensing.
For more information, please visit https://www.credosemi.com. Follow Credo on LinkedIn.
View source version on businesswire.com: https://www.businesswire.com/news/home/20240201561949/en/
Media Contact:
Diane Vanasse
diane.vanasse@credosemi.com
Investor Contact:
Dan O’Neil
dan.oneil@credosemi.com
Source: Credo Technology Group Holding Ltd
FAQ
What process technologies has Credo expanded its 112G PAM4 SerDes IP family to?
What are the applications for which the new 112G SerDes IP family is designed?