Cadence Expands Collaboration with TSMC and Microsoft to Accelerate Timing Signoff for Giga-Scale Designs on the Cloud

Rhea-AI Summary

Cadence Design Systems has collaborated with TSMC and Microsoft to enhance productivity and scalability for semiconductor design through the Cadence CloudBurst Platform on Microsoft Azure. Their Tempus Timing Signoff Solution demonstrates distributed scalability, signoff efficiency for designs over 10 billion transistors, and significant reductions in compute costs. This partnership aims to expedite the design process, allowing clients to launch innovative products quicker while efficiently managing large-scale projects.

Positive

• Collaboration with TSMC and Microsoft to enhance semiconductor design capabilities.
• Tempus Timing Signoff Solution achieves timing signoff for 10+ billion transistors in hours.
• Significant reduction in compute costs for clients using the CloudBurst platform.

Negative

• None.

Highlights:

• Customers benefit from improved productivity and scalability with Cadence signoff solutions and TSMC technology on the Microsoft Azure cloud with the Cadence CloudBurst Platform
• Cadence Tempus Timing Signoff Solution demonstrated distributed scalability on a 10+ billion transistor design while reducing compute costs for maximum efficiency

SAN JOSE, Calif.--(BUSINESS WIRE)-- Cadence Design Systems, Inc. (Nasdaq: CDNS) today announced the results of the 2021 three-way collaboration with TSMC and Microsoft, which focused on utilizing a cloud infrastructure to accelerate digital timing signoff of 10+ billion transistor designs. These large designs are the heart of advanced applications such as hyperscale computing, graphics and machine learning (ML) applications. Given the enormous size of these designs, engineering teams are constantly challenged to meet schedule and compute budget. Through this collaboration, common customers can accelerate their signoff schedule and reduce compute cost by adopting the Cadence^® Tempus^™ Timing Signoff Solution and TSMC technologies using the ready-to-use Cadence CloudBurst^™ Platform and Microsoft Azure Cloud.

For details on the collaboration, a new white paper is available immediately for customer download at TSMC-Online at https://online.tsmc.com/online/. This white paper contains cloud scaling strategies focused on distributed execution, detailed illustrations of the Cadence Tempus Timing Signoff Solution cloud execution, sample scripts, Cadence CloudBurst reference architecture and Microsoft’s Azure Cloud IT best practices.

“Semiconductor designers are consistently pushing the boundaries to create increasingly large designs, and it’s critical for design teams to meet their tight product schedules,” said Suk Lee, vice president of the Design Infrastructure Management Division at TSMC. “Over the past year, our close collaboration with Cadence and Microsoft through the TSMC OIP Cloud Alliance has given our mutual customers access to our advanced technologies, Cadence signoff solutions and cloud portfolio as well as Microsoft’s Azure platform to seamlessly handle giga-scale designs and quickly launch their differentiated products to market.”

Mujtaba Hamid, general manager, Silicon, Modeling & Simulation at Microsoft Azure added, “Microsoft’s Azure Cloud platform is enabling HPC customers to push the limits on what is possible for demanding scenarios like silicon design signoff. Our collaboration with Cadence and TSMC continues to pave the path for accelerating silicon design through the cloud, enabling the industry to deliver the highest quality products and achieve time-to-market goals.”

Timing Signoff in the Cloud of Giga-scale Designs

To address signoff of giga-scale designs, the Cadence Tempus Timing Signoff Solution features a massively parallel architecture, known as distributed static timing analysis (DSTA). DSTA is production-proven in the cloud on large-scale TSMC advanced-node tapeouts and provides the scalability necessary to signoff the world’s largest designs. Using DSTA, Cadence demonstrated a methodology that minimized compute cost and completed timing signoff for a 10+ billion transistor design in hours versus days when compared with a traditional non-distributed STA approach. For customers who want to focus on design excellence and PPA gains rather than expending effort on IT setup and securing a cloud environment, the Cadence CloudBurst platform provides a ready-to-use, EDA-optimized and secure cloud environment for a full design flow or peak demand requirements for specific functions such as timing signoff.

“Through our continued collaboration with TSMC and Microsoft, we’re setting new industry benchmarks and improving customers’ ability to meet their schedules by adopting the Tempus Timing Signoff Solution in the cloud,” said Dr. Chin-Chi Teng, senior vice president and general manager of the Digital & Signoff Group at Cadence. “The scalability of our software on the cloud and our ready-to-use Cadence CloudBurst environment enables our customers to efficiently manage the most time-sensitive and demanding semiconductor design projects.”

The Cadence Tempus Timing Signoff Solution is part of the broader full flow digital suite, which provides customers with a predictable and accelerated path to design closure. The CloudBurst Platform provides fast and easy access to Cadence tools and is part of the broader Cadence Cloud Portfolio. The digital and cloud portfolios support the Cadence Intelligent System Design^™ strategy, which enables customers to achieve system-on-chip (SoC) design excellence.

About Cadence

Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications, including consumer, hyperscale computing, 5G communications, automotive, mobile, aerospace, industrial and healthcare. For seven years in a row, Fortune magazine has named Cadence one of the 100 Best Companies to Work For. Learn more at cadence.com.

© 2021 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo and the other Cadence marks found at www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners.

Category: Featured

View source version on businesswire.com: https://www.businesswire.com/news/home/20211201005400/en/

Cadence Newsroom

408-944-7039

newsroom@cadence.com

 

Source: Cadence Design Systems, Inc.

FAQ

What is the Cadence Tempus Timing Signoff Solution?

The Cadence Tempus Timing Signoff Solution is a software tool that enables efficient timing verification of large semiconductor designs, particularly those exceeding 10 billion transistors.

How does the collaboration between Cadence, TSMC, and Microsoft benefit customers?

This collaboration allows customers to accelerate their design schedules and reduce compute costs by using advanced signoff solutions and cloud technology.

What are the benefits of using the Cadence CloudBurst Platform?

The Cadence CloudBurst Platform provides a ready-to-use, EDA-optimized cloud environment that enables efficient design workflows and minimizes IT setup efforts for semiconductor projects.

What impact does this collaboration have on time-to-market for products?

The partnership aims to shorten the time-to-market for semiconductor products by streamlining the design signoff process.

What industries can benefit from the Cadence CloudBurst platform?

Industries such as hyperscale computing, graphics, machine learning, and automotive can benefit from the scalability and efficiency of the Cadence CloudBurst platform.