Cadence Digital and Custom/Analog Design Flows Certified by TSMC for Latest N3E and N4P Processes

Rhea-AI Summary

Cadence Design Systems (Nasdaq: CDNS) has announced the certification of its digital and custom/analog design flows for TSMC's N3E and N4P processes. This collaboration aims to enhance design innovation in mobile, AI, and hyperscale computing. Customers are actively using the new N3E and N4P PDKs, with several test chips already completed. Cadence's solutions are designed to optimize power, performance, and area (PPA), enhancing engineering productivity. The company's Intelligent System Design strategy supports SoC design excellence across various market segments.

Positive

• Certification of digital and custom/analog flows for TSMC N3E and N4P processes.
• Active customer adoption of N3E and N4P PDKs, with test chips already taped out.
• Enhanced engineering productivity and optimal PPA achieved through Cadence solutions.
• Collaboration with TSMC to drive innovation in mobile, AI, and hyperscale design.

Negative

• None.

Highlights:

• Companies collaborate to accelerate next-generation mobile, AI and hyperscale design innovation
• Customers actively designing with new N3E and N4P PDKs
• Cadence digital and custom/analog flows optimized to support N3E and N4P requirements, enabling optimal PPA results and improved designer productivity

SAN JOSE, Calif.--(BUSINESS WIRE)-- Cadence Design Systems, Inc. (Nasdaq: CDNS) today announced that its digital and custom/analog design flows have been certified for the TSMC N3E and N4P processes, supporting the latest Design Rule Manual (DRM). In addition, Cadence and TSMC delivered N3E and N4P process design kits (PDKs) and design flows to accelerate customer adoption and advance mobile, AI and hyperscale computing design innovation. Joint customers are actively designing with the new N3E and N4P PDKs, and several test chips have already been taped out, which demonstrates how Cadence solutions help customers improve engineering efficiency and maximize the power, performance and area (PPA) benefits offered by the latest TSMC process technologies.

The Cadence digital and custom/analog advanced-node solutions support the company’s Intelligent System Design^™ strategy, enabling system-on-chip (SoC) design excellence. To learn more about Cadence's advanced-node solutions, visit www.cadence.com/go/advndn3en4p.

N3E and N4P Digital Full-Flow Certification

Cadence worked closely with TSMC to ensure the digital full flow was optimized for TSMC’s advanced N3E and N4P process technologies. The complete RTL-to-GDS flow includes the Cadence Innovus^™ Implementation System, Quantus^™ Extraction Solution, Quantus Field Solver, Tempus^™ Timing Signoff Solution and ECO option, Pegasus^™ Verification System, Liberate^™ Characterization Solution and Voltus^™ IC Power Integrity Solution. Additionally, the Cadence Genus^™ Synthesis Solution and predictive iSpatial technology are enabled for the TSMC N3E and N4P process technologies.

The digital full flow offers several key capabilities that support the TSMC N3E and N4P process technologies, including the correlation between implementation and signoff results; enhanced via pillar support; efficient handling of large standard cell libraries containing many multi-height, voltage threshold (VT) and drive strength cells; low voltage cell characterization and certified signoff timing accuracy; and certified extraction accuracy with the Quantus Extraction Solution and Quantus Field Solver.

N3E and N4P Custom/Analog Flow Certification

The Cadence Virtuoso^® Design Platform, which includes the Virtuoso Schematic Editor, Virtuoso ADE Product Suite and Virtuoso Layout Suite EXL, the Spectre^® Simulation Platform, which includes Spectre X Simulator, Spectre Accelerated Parallel Simulator (APS), Spectre eXtensive Partitioning Simulator (XPS) and the Spectre RF Option, as well as the Virtuoso Application Library Environment and Voltus-Fi Custom Power Integrity Solution have achieved the latest TSMC N3E and N4P certifications. One unique capability that the Virtuoso Design Platform offers is tight integration with the Innovus Implementation System, which enhances the implementation methodology of mixed-signal designs using a common database. The Virtuoso Schematic Editor’s migration module in the Virtuoso Application Library Environment has been integrated and verified by TSMC.

The Virtuoso Schematic Editor, the Virtuoso ADE Suite and the integrated Spectre X Simulator have been optimized for the custom design reference flow (CDRF) for managing corner simulations, statistical analyses, design centering and circuit optimization. Furthermore, the CDRF’s Virtuoso Layout Suite EXL has been enhanced for efficient layout implementation, which provides customers with several features, including a unique row-based implementation methodology with interactive, assisted features for placement, routing, fill and dummy insertion; enhanced analog migration and layout reuse functionality; integrated parasitic extraction and EM-IR checks and integrated physical verification capabilities.

“Through our latest collaboration with Cadence, we’re making it easy for customers to benefit from the significant power and performance boosts of our latest N3E and N4P process technologies to drive design innovation forward,” said Suk Lee, vice president of the Design Infrastructure Management Division at TSMC. “Our customers have to develop designs at an exceptionally rapid pace to keep up with market demands, and the design flows’ certification gives customers confidence that they can use our technologies to achieve design goals and get to market faster.”

“Our digital and custom/analog flows are packed with features that enable our customers to achieve optimal PPA while improving engineering productivity when creating N3E and N4P designs,” said Dr. Chin-Chi Teng, senior vice president and general manager in the Digital & Signoff Group at Cadence. “By working closely with TSMC, we’re helping customers achieve SoC design excellence across a variety of market segments such as mobile, AI and hyperscale, and we’re looking forward to seeing many successful advanced-node innovations.”

About Cadence

Cadence is a pivotal leader in electronic systems design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to complete systems for the most dynamic market applications, including hyperscale computing, 5G communications, automotive, mobile, aerospace, consumer, industrial and healthcare. For eight years in a row, Fortune magazine has named Cadence one of the 100 Best Companies to Work For. Learn more at cadence.com.

© 2022 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo and the other Cadence marks found at www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners.

Category: Featured

View source version on businesswire.com: https://www.businesswire.com/news/home/20220613005244/en/

Cadence Newsroom

408-944-7039

newsroom@cadence.com

Source: Cadence Design Systems, Inc.

FAQ

What recent certification did Cadence Design Systems achieve?

Cadence Design Systems has achieved certification for its digital and custom/analog design flows for TSMC's N3E and N4P processes.

Which processes are supported by Cadence's new PDKs?

Cadence's new PDKs support TSMC's N3E and N4P processes, aimed at enhancing design efficiency.

What are the benefits of Cadence's solutions for customers designing with N3E and N4P?

Cadence's solutions help improve engineering productivity and achieve optimal power, performance, and area (PPA) results.

How do Cadence's solutions impact mobile and AI design innovation?

The collaboration with TSMC allows Cadence to support significant advancements in design innovation for mobile and AI applications.

What is the significance of the test chips taped out using Cadence's new PDKs?

The successful taping out of several test chips demonstrates the effectiveness of Cadence's solutions in real-world applications.