Cadence Accelerates Industrial, Automotive, Hyperscale Data Center, and Mobile SoC Verification with Expanded VIP and System VIP Portfolio
Cadence Design Systems (CDNS) announced the launch of 15 new Verification IP (VIP) solutions aimed at enhancing the verification process for advanced System on Chips (SoCs). These VIPs help engineers ensure compliance with latest specifications across various sectors, including industrial, automotive, hyperscale data centers, and mobile devices. The offerings support crucial protocols like LPDDR5x, USB4, and Arm AMBA 5 CHI. The new solutions are backed by Cadence TripleCheck technology and integrate into Cadence's verification flow, aimed at expediting the SoC design process.
- Launch of 15 new Verification IP solutions enhances design verification speed and accuracy.
- Supports a wide range of standards and protocols, improving product compliance for customers.
- Incorporates Cadence TripleCheck technology for comprehensive verification planning.
- None.
Latest additions enable comprehensive and fast verification to ensure SoCs meet the latest standard specifications
The new Cadence VIP offer customers a comprehensive verification solution for the most complex protocols. Cadence customers have access to a consistent API across all VIP with complete bus function models (BFMs), integrated protocol checks and coverage models, facilitating rapid adoption. The VIP support multiple application areas and specifications, including:
-
Industrial:
- MIPI I3Csm 1.1
- MIPI CSI-2 4.0
- eUSB2 1.2
-
Automotive:
- MIPI A-PHYsm 1.0
- MIPI DSI-2sm 2.0
- Flash ONFI 5.0
- CAN XL
-
Hyperscale data center:
- CCIX 2.0
-
Latest version of
AMBA CHI - Latest version of GDDR
-
Consumer and mobile:
- DisplayPort 2.1
- Ethernet 5G
- LPDDR5x
- Latest version of USB4
- UFS 4.0
All Cadence VIP solutions include Cadence TripleCheck™ technology, which provides users with a specification-compliant verification plan linked to comprehensive coverage models and a test suite to ensure compliance with the interface specification. The new VIP also support the expanded Cadence System-Level Verification IP (System VIP), which provides SoC-level test libraries, performance analysis, and data and cache coherency checkers.
“STMicroelectronics has successfully utilized a broad range of Cadence VIP, including Arm AMBA, Memory Models, MIPI I3C and CSI-2, eUSB2 and the advanced Cadence System VIP solution, which enabled us to deliver industry-leading solutions for key projects, including ST Industrial MCUs and MPUs,” said Philippe d’Audigier, system-on-chip hardware design director at STMicroelectronics. “Cadence continues to deliver new VIP offerings and advanced SoC verification technologies that support the latest standards. We look forward to continuing our collaboration to develop our next-generation products.”
“As requirements evolve and demand increases for higher bandwidth, lower power and more effective cache coherency management, new protocols arrive to address these issues,” said
The new VIP solutions are part of the broader Cadence verification full flow, which includes Palladium® Z2 emulation, Protium™ X2 prototyping, Xcelium™ simulation, the Jasper™ Formal Verification Platform, the Helium™ Virtual and
About Cadence
Cadence is a pivotal leader in electronic systems design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to complete systems for the most dynamic market applications, including hyperscale computing, 5G communications, automotive, mobile, aerospace, consumer, industrial and healthcare. For eight years in a row,
© 2022
Category: Featured
View source version on businesswire.com: https://www.businesswire.com/news/home/20220601005214/en/
Cadence Newsroom
408-944-7039
newsroom@cadence.com
Source:
FAQ
What are the new VIP solutions by Cadence Design Systems?
How do the new VIP solutions impact SoC compliance?
What standards do the new Verification IP solutions support?
How does Cadence's TripleCheck technology benefit customers?